Chip Industry Week In Review

By The SE Staff - 06 Mar, 2026 - Comments: 0

Think tank IAPS' report on AI integrity attacks contends that advanced AI systems must be protected from hidden tampering, backdoors, or unauthorized changes that could alter their behavior or outputs, especially when AI adoption is scaling rapidly, with over 60% of the federal workforce now using AI every day. Geopolitics The U.S. government has drafted new export rules that may give W... » read more

Blog Review: Mar. 4

By Jesse Allen - 04 Mar, 2026 - Comments: 0

Cadence's Subash Peddu digs into the challenge of balancing performance, power efficiency, SoC layout optimization, and futureproofing when defining SoCs and memory subsystems for tomorrow’s AI accelerators. Siemens' Nicolae Tusinschi suggests that formal verification isn't just about finding bugs, and the ability to achieve mathematical certainty can fundamentally change how hardware desi... » read more

Chip Industry Week In Review

By The SE Staff - 27 Feb, 2026 - Comments: 0

Big Deals and Fundings Rapidus secured US$1.7B in a new funding round from the Japanese government and the private sector to ramp 2nm production by next year. Open AI announced a $110B in new funding, with $30B from Nvidia, $30B from Softbank and $50B from Amazon. In a $100B multi-year deal, Meta will power its AI infrastructure with up to 6GW of AMD's GPUs. SambaNova and Intel ar... » read more

Blog Review: Feb. 25

By Jesse Allen - 25 Feb, 2026 - Comments: 0

Cadence's Mick Posner introduces the Foundational Chiplet System Architecture, a specification that aims to deliver a vendor and CPU-neutral architecture, common system partition guidelines, and a shared vocabulary and set of standards for system-level and interface definitions between chiplets. Synopsys' Scott Knowlton explains why LPDDR6 represents a big step forward in memory management c... » read more

Chip Industry Week in Review

By The SE Staff - 20 Feb, 2026 - Comments: 0

The IEEE ISSCC conference was held this week in San Francisco. Among the highlights: IBM detailed an AI accelerator based on its new inferencing dataflow architecture. CEA-Leti presented a chip-scale, ultra-fast, battery-operated EPR spectrometer. QuTech introduced a cryo-CMOS SoC with NV centers in diamond. UTokyo showed its low-jitter PLL architecture for beyond 5G/6G. Imec d... » read more

Blog Review: Feb. 18

By Jesse Allen - 18 Feb, 2026 - Comments: 0

Synopsys' Raja Tabet anticipates deployment of an agentic AI workforce within the next 12 to 24 months that can take on different engineering personas, such as a digital implementation agent, a verification agent, or an analog agent, to run experiments in parallel, generate and triage tests, and propose fixes. Cadence's Reela Samuel dives into power usage effectiveness in data centers and wh... » read more

Chip Industry Week In Review

By The SE Staff - 13 Feb, 2026 - Comments: 0

Geopolitics U.S. lawmakers are urging tighter export controls on advanced semiconductor manufacturing equipment (SME) to China, warning existing loopholes threaten national security. "China is working to build domestic SME by exploiting access to U.S. and allied subcomponents required to produce tools," states the letter, which also says better coordination with allies is essential. The U.S.... » read more

UCIe’s Major Technical Components Are Now In Place

By Bryon Moyer - 12 Feb, 2026 - Comments: 0

Key Takeaways UCIe 3.0 doubles bandwidth and enhances manageability, addressing new use cases and following an annual update cycle since 2023. The growing demand for chiplet-based architectures in AI data centers is driven by the limitations of monolithic chips, making inter-chiplet communication and connectivity crucial. While UCIe was initially seen as feature-heavy, many of its ma... » read more

Scaling llama.cpp On Neoverse N2: Solving Cross-NUMA Performance Issues

By Bolt Liu - 12 Feb, 2026 - Comments: 0

This blog post explains the cross-NUMA memory access issue that occurs when you run llama.cpp in Neoverse. It also introduces a proof-of-concept patch that addresses this issue and can provide up to a 55% performance increase for text generation when you run the llama3_Q4_0 model on the ZhuFeng Neoverse system. Cross-NUMA memory access problem In llama.cpp, performance drops when the number o... » read more

5 Strategic Decisions for Building a Scalable Compute Platform for Now and the Future

By Arm - 11 Feb, 2026 - Comments: 0

Artificial intelligence (AI) is no longer a “nice-to-have” technology—it’s a central driver of competitive advantage and business innovation. Across industries, enterprises are moving beyond experimentation and embedding AI into all their products, workflows, and customer experiences. But as organizations scale, many are discovering a stark reality: their compute infrastructure was not ... » read more

← Older posts

Knowledge Centers
Entities, people and technologies explored

AI’s Impact On Engineering Jobs May Be Different Than Expected

Workflows and the addition of new capabilities are happening much faster than with previous technologies, and new grads may be vital in that transition.

by Liz Allan

Can A Computer Science Student Be Taught To Design Hardware?

To fill the talent gap, CS majors could be taught to design hardware, and the EE curriculum could be adapted or even shortened.

by Liz Allan

Startup Funding: Q4 2025

More and bigger funding rounds for AI chips and AI for making chips; 75 companies raise $3 billion.

by Jesse Allen

Annual Global IC Fabs And Facilities Report

Companies and governments invested heavily in onshoring fabs and facilities over the past 12 months as tariffs threatened to upset the global supply chain.

by Liz Allan

HBM Leads The Way To Defect-Free Bumps

Bump scaling is pushing defect inspection to the limit. What comes next and why it matters.

by Laura Peters

Chiplet Fundamentals For Engineers: eBook

A 65-page in-depth research report on the next phase of device scaling.

by Bryon Moyer